SysML State Machine Diagram to Simple Promela Verification Model Translation Method

نویسندگان

  • Takahiro Ando
  • Yuya Miyamoto
  • Hirokazu Yatsu
  • Kenji Hisazumi
  • Weiqiang Kong
  • Akira Fukuda
  • Yasutaka Michiura
  • Keita Sakemi
  • Michihiro Matsumoto
چکیده

In this study, we developed a method for converting SysML state machine diagrams into Promela models that can be verified using the SPIN model checking tool. The Promela code generated in our approach is a sequential verification model that simplifies the verification process when used in the early stages, and also prevents state explosion in the verification process. Thus, using the sequential verification model reduces the cost of the overall verification process. In this paper, we describe the rules used to convert the SysML state machine diagrams with parallel processes to a single sequential process in Promela.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

State-Chart Designs for Model Checking

AbszructIn the complex environment of JPL’s flight missions with increasing dependency on advanced software designs, traditional software validation methods of simulation and testing are being stretched to adequately cover the needs of software development. Our aim is to apply formal method techniques and tools to validate mission-specific components of flight software that are specified using ...

متن کامل

SysML State Machines: a formal model for refinement

! This white paper follows on from COMPASS WP02 (SysML Blocks in CML) to present a denotational semantics of SysML state machine diagrams using CML. We discuss how this semantic formalisation can be used in the wider context of a comprehensive semantics for SysML models. In particular, we focus on the relationship between block definition and state machine diagrams, based on a modelling pattern...

متن کامل

Modular and Distributed Verification of SysML Activity Diagrams

Model-based development for complex system design has been used to support the increase of systems complexity. SysML is a modeling language that allows a system description with various integrated diagrams, but SysML lacks formality for the requirement verification. Translating SysML-based specification into Petri nets allows to enable rigorous system analysis. However, for complex systems, we ...

متن کامل

Security Vulnerabilities Tests Generation from SysML and Event-B Models for EMV Cards

The Model Based Testing (MBT) is an original approach where test cases are automatically generated from the specifications of the system under tests. These specifications take the form of a behavioral model allowing the test generator to determine, on the one hand, the possible and relevant execution contexts. On the other hand, to predict the effects of these executions on the system. This pap...

متن کامل

A Uml-based Static Verification Framework for Security Journal Article a Uml-based Static Verification Framework for Security

Secure software engineering is a new research area that has been proposed to address security issues during the development of software systems. This new area of research advocates that security characteristics should be considered from the early stages of the software development life cycle and should not be added as another layer in the system on an ad-hoc basis after the system is built. In ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016